



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/051,263	08/07/1998	GEORGE W. SHAW	0081-012	7818
40972	7590	10/30/2008	EXAMINER	
HENNEMAN & ASSOCIATES, PLC 714 W. MICHIGAN AVENUE THREE RIVERS, MI 49093			LI, AIMEE J	
ART UNIT	PAPER NUMBER			
	2183			
MAIL DATE	DELIVERY MODE			
10/30/2008	PAPER			

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>		<b>Application No.</b>	<b>Applicant(s)</b>
09/051,263		SHAW ET AL.	
<b>Examiner</b>	<b>Art Unit</b>		
AIMEE J. LI	2183		

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If no period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

1) Responsive to communication(s) filed on 08 August 2008.

2a) This action is FINAL.      2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

4) Claim(s) 45-62 is/are pending in the application.

4a) Of the above claim(s) 1-12,27-30 and 63-76 is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 45-62 is/are rejected.

7) Claim(s) \_\_\_\_\_ is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on 29 June 2007 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All    b) Some \* c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

1) Notice of References Cited (PTO-892)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO/SB/08)  
 Paper No(s)/Mail Date 8/8/2008

4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_\_

5) Notice of Informal Patent Application

6) Other: \_\_\_\_\_

### **DETAILED ACTION**

1. Claims 45-62 have been considered. Claims 1-12, 27-30, and 63-76 have been non-elected as per Applicants' request. Claims 13-26 and 31-44 have been cancelled as per Applicants' request.

#### ***Election/Restrictions***

2. Claims 1-12, 27-30, and 63-76 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to nonelected groups, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on 08 August 2008.

#### ***Information Disclosure Statement***

3. The information disclosure statement (IDS) submitted on 08 August 2008 was filed after the mailing date of the Election/Restriction requirement on 08 April 2008. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

#### ***Specification***

4. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

#### ***Claim Rejections - 35 USC § 102***

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless —

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 45 and 54-62 are rejected under 35 U.S.C. 102(b) as being taught by Miller et al., U.S. Patent Number 4,292,668 (herein referred to as Miller).

7. Referring to claim 45, Miller has taught a microprocessor system, comprising:

- a. a microprocessing unit (MPU) (Miller Abstract; column 1, line 60 to column 2, line 2; column 13, lines 14-45; column 14, lines 26-57; Figure 1; and Figure 3);
- b. an input-output processor (IOP) (Miller Abstract; column 2, line 29 to column 3, line 13; column 13, lines 14-45; column 14, lines 26-57; Figure 1; and Figure 3);
- c. a global memory unit coupled to said MPU and to said IOP (Miller column 3, line 16 to column 4, line 12; column 16, lines 36-54; Figure 1; and Figure 2);
- d. a direct memory access controller (DMAC) (Miller column 5, line 64 to column 8, line 10; column 14, lines 26-57; column 31, line 28 to column 32, line 46; Figure 1; and Figure 3);
- e. an interrupt controller (INTC) (Miller column 33, line 51 to column 34, line 43 and Figure 23);
- f. a programmable memory interface (MIF) (Miller column 17, line 30 to column 18, line 15 and Figure 2);
- g. an external CMOS oscillator, operating in conjunction with a clock multiplier (Miller column 24, line 35 to column 26, line 35);
- h. a plurality of bit inputs (Miller column 13, line 16 to column 14, line 23; column 16, line 56 to column 17, line 68; Figure 1; Figure 2; and Figure 5); and
- i. a plurality of bit outputs (Miller column 13, line 16 to column 14, line 23; column 16, line 56 to column 17, line 68; Figure 1; Figure 2; and Figure 5).

8. Referring to claim 54, Miller has taught the microprocessor system of claim 45, wherein: said MPU comprises a plurality of global data registers and a plurality of local registers (Miller column 15, line 50 to column 16, line 34 and Figure 4).

9. Referring to claim 55, Miller has taught the microprocessor system of claim 45, wherein: said global memory unit is shared by said MPU, said IOP, and said MIF (Miller column 3, line 16 to column 4, line 12; column 16, lines 36-54; Figure 1; and Figure 2).

10. Referring to claim 56, Miller has taught the microprocessor system of claim 45, wherein: said global memory unit is used for data storage and control communication with said DMAC and said IOP (Miller Abstract; column 2, line 29 to column 3, line 13; column 3, line 16 to column 4, line 12; column 16, lines 36-54; column 5, line 64 to column 8, line 10; column 13, lines 14-45; column 14, lines 26-57; column 31, line 28 to column 32, line 46; Figure 1; Figure 2; and Figure 3).

11. Referring to claim 57, Miller has taught the microprocessor system of claim 45, wherein: said global memory unit is used by said IOP for transfer information, loop counts, and delay counts (Miller Abstract; column 2, line 29 to column 3, line 13; column 3, line 16 to column 4, line 12; column 16, lines 36-54; column 5, line 64 to column 8, line 10; column 13, lines 14-45; column 14, lines 26-57; column 31, line 28 to column 32, line 46; Figure 1; Figure 2; and Figure 3).

12. Referring to claim 58, Miller has taught the microprocessor system of claim 45, wherein: said MIF is shared by said IOP, said MPU, said DMAC, said plurality of bit outputs, and said plurality of bit inputs (Miller column 17, line 30 to column 18, line 15 and Figure 2).

13. Referring to claim 59, Miller has taught the microprocessor system of claim 45, wherein: bus transaction requests are arbitrated and prioritized by said MIF (Miller column 17, line 30 to column 18, line 15 and Figure 2).

14. Referring to claim 60, Miller has taught the microprocessor system of claim 45, wherein: said INTC is shared by said plurality of bit inputs, said IOP, and said DMAC (Miller column 33, line 51 to column 34, line 43 and Figure 23).

15. Referring to claim 61, Miller has taught the microprocessor system of claim 45, wherein: said global memory unit comprise a plurality of registers (Miller column 15, line 50 to column 16, line 34 and Figure 4).

16. Referring to claim 62, Miller has taught the microprocessor system of claim 61, wherein: said plurality of global registers are used for operand storage for said MPU, and for data storage for said IOP (Miller column 15, line 50 to column 16, line 34 and Figure 4).

***Claim Rejections - 35 USC § 103***

17. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

18. Claims 46-47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miller as applied to claim 45 above, and further in view of Craft, U.S. Patent Number 4,321,706 (herein referred to as Craft). Miller has not explicitly taught

a. The microprocessor system of claim 45, wherein: a frequency of said oscillator is quadrupled internally to operate said MPU and said IOP (Applicants' claim 46).

- b. The microprocessor system of claim 45, wherein: said microprocessor system utilizes a phase locked loop circuit (Applicants' claim 47).
19. Craft has taught

  - a. The microprocessor system of claim 45, wherein: a frequency of said oscillator is quadrupled internally to operate said MPU and said IOP (Applicants' claim 46) (Craft Abstract and column 4, line 66 to column 5, line 24).
  - b. The microprocessor system of claim 45, wherein: said microprocessor system utilizes a phase locked loop circuit (Applicants' claim 47) (Craft Abstract and column 4, line 66 to column 5, line 24).
20. A person of ordinary skill in the art at the time the invention was made, and as taught by Craft, would have recognized that the phase locked loop circuit with the specific oscillator frequency increases accuracy, lowers noise, and increases reliability (Craft column 4, lines 36-64). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to improve accuracy, lower noise, and increase reliability.
21. Claims 48-50 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miller as applied to claim 45 above, and further in view of Official Notice.
22. Referring to claim 48, Miller has not taught the microprocessor system of claim 45, wherein: said MPU retrieves up to four instructions from memory for each instruction fetch or prefetch. Official Notice is taken on this limitation. A person of ordinary skill in the art at the time the invention was made would have recognized that increasing the number of instructions fetched improves processor efficiency, since it decreases the amount of time needed to fetch instructions.

23. Referring to claim 49, Miller has not taught the microprocessor system of claim 45, wherein; said MPU fetches multiple sequential instructions from said global memory unit in parallel, and said global memory unit supplies said multiple sequential instructions to said MPU during a single memory cycle. Official Notice is taken on this limitation. A person of ordinary skill in the art at the time the invention was made would have recognized that increasing the number of instructions fetched in a single cycle improves processor efficiency, since it decreases the amount of time needed to fetch instructions.

24. Referring to claim 50, Miller has not taught the microprocessor system of claim 45, wherein: said MPU further comprises an arithmetic logic unit (ALU) that is used for data operations and for branch address calculations. Official Notice is taken on this limitation. A person of ordinary skill in the art at the time the invention was made would have recognized that executing data operations and branch address calculations increases compatibility, Since more instructions can be executed.

25. Claims 51-52 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miller as applied to claim 45 above, and further in view of Moore et al., U.S. Patent Number 5,070,451 (herein referred to as Moore).

26. Referring to claim 51, Moore has not taught the microprocessor system of claim 45, wherein: said MPU further comprises an arithmetic logic unit (ALU), and a first push down stack with a top item register and a next item register, connected to provide inputs to said ALU, an output of said ALU being connected to said top item register. Moore has taught a system with multiple push down stacks with registers storing the top item and next item (Moore column 2, line 29 to column 3, line 27; Figure 1; Figure 6; Figure 8; and Figure 9). A person of ordinary

skill in the art at the time the invention was made would have recognized, and as taught by Moore, that the stacks are faster and can be simultaneously accessed (Moore, column 5, lines 13-21), thereby decreasing the amount of time needed to access data in the stacks. Therefore, it would have. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the stacks and stack registers of Moore in the device of Miller to decrease the amount of time used to access data in the stacks.

27. Referring to claim 52, Miller in view of Moore has taught the microprocessor system of claim 45, wherein: said MPU comprises a zero-operand dual-stack architecture (Moore column 2, line 29 to column 3, line 27; Figure 1; Figure 6; Figure 8; and Figure 9).

28. Claim 53 is rejected under 35 U.S.C. 103(a) as being unpatentable over Miller in view of Moore as applied to claim 52 above, and further in view of Official Notice. Miller in view of Moore has not taught the microprocessor system of claim 52, wherein: said dual-stack architecture is cached on chip and automatically spills to and refills from external memory. Official Notice is taken on this limitation. A person of ordinary skill in the art at the time the invention was made would have recognized that, when a stack fills, overflow needs to spill over to somewhere to preserve the data.

### ***Conclusion***

29. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- a. Binder et al., U.S. Patent Number 4,488,217, has taught a system with multiple CPUS, an I/O adapter, storage bus adapters, and shared global memory.

- b. Manton et al., U.S. Patent Number 4,509,115, has taught separate I/O, memory, and array processor systems.
- c. Briggs, U.S. Patent Number 4,626,985, has taught a CPU with separate I/O and port interfaces.
- d. Gach et al., U.S. Patent Number 4,912,632, has taught separate processor, DMA, and memory controllers with a CPU and multiple I/O adapters.
- e. Jamoua et al., U.S. Patent Number 4,967,398, has taught a system with multiple microprocessors, control and arbitration, and shared memory.

30. Any inquiry concerning this communication or earlier communications from the examiner should be directed to AIMEE J. LI whose telephone number is (571)272-4169. The examiner can normally be reached on M-T 7:00am-4:30pm.

31. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

32. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Aimee J Li/  
Primary Examiner, Art Unit 2183  
26 October 2008